UNITED STATES PATENT AND TRADEMARK OFFICE

CERTIFICATE OF CORRECTION

PATENT NO. : 7,000,175 B2 Page 1 of 2

APPLICATION NO.: 09/834668
DATED: February 14, 2006
INVENTOR(S): Azadet et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

In the specification, column 8, line 31, before "need not" replace " $\hat{a}_{n-K-1}(\rho_{n-1})$)" with $-\hat{a}_{n-K-1}(\rho'_{n-1})$)—.

Column 8, line 33, after "state" replace " ρ_{n-1} " with $--\rho'_{n-1}$ ---

Column 8, line 35, after "state" replace " ρ_{n-1} " with $--\rho'_{n-1}$ ---

Column 8, line 52, before "is" and after "where" replace " $\Lambda_n(z_n, a_n, \rho'_n)$ " with $-\Lambda_n(z_n, a_n, \rho'_n)$ --.

Column 9, line 21, after "symbols" replace " $(\hat{a}_{n-M-1}\rho'_{n-M})$," with -- $(\hat{a}_{n-M-1}(\rho'_{n-M}), --$.

Column 9, line 22, before "are identical" replace " $\hat{a}_{n-M-K}(\rho'_{n-M})$ " with -- $(\hat{a}_{n-M-K}(\rho'_{n-M}))$ --.

Column 9, line 24, before "is fixed" replace " $v_n \rho'_{n-M}$ " with $-v_n (\rho'_{n-M})$ --.

Column 14, line 3, after "coefficients" replace " $\{f^{3,j}\}$ " with $-\{f_{3,j}\}$ ".

Column 15, line 7, replace " $fl\tilde{a}_{n,j}$ " with -- $f_l\tilde{a}_{n,j}$ --.

Column 15, line 28, after "symbol" and before "is selected" replace " a_{n+1} " with -- a_{n+1} , i--.

In the specification, column 15, beginning on line 66, the following heading and paragraph should be re-inserted:

--Survivor Memory Unit

The merge depth of the exemplary 1000BASE-T trellis code is 14. The SMU must be implemented using the register-exchange architecture described in R. Cypher and C.B. Shung, "Generalized Trace-Back Techniques for Survivor Memory Management in the Viterbi Algorithm," J. VLSI Signal Processing, Vol. 5, 85-94 (1993), as the survivor symbols corresponding to the time steps n-12, n-11,..., n are needed in the DFU without delay and the latency budget specified in the 1000BASE-T standard is very tight. The proposed register-exchange architecture with merge depth 14 is shown in FIG. 18, where only the first row storing the survivor sequence corresponding to state zero is shown. $SX_n(\rho_n)$ denotes the 4D symbol decision corresponding to 4D subset SX and a transition from state ρ_n . The multiplexers in the first column select the 4D survivor symbols $\{\hat{a}_n(\rho_{n+1})\}\$, which are part of the survivor path into $\{\rho_{n+1}\}\$. These 4D survivor symbols are required in the ISI-MUXU 1416 and 1D-BM-MUXU 1428 to select the appropriate partial ISI estimates and 1D branch metrics, respectively. The survivor symbols $\{\hat{\underline{a}}_{n-1}(\rho_n), \hat{\underline{a}}_{n-2}(\rho_n), \dots, \hat{\underline{a}}_{n-1}(\rho_n)\}$ which are stored in the registers corresponding to the first, second, ... 12th column are used in the LA-DFU 1412 to compute the partial ISI estimates $v_{n+2,i}(\rho_n)$.--.

In claim 3, column 16, line 36, before "from" replace "decisions" with --decision--.

Signed and Sealed this

Sixth Day of April, 2010

David J. Kappos

Director of the United States Patent and Trademark Office